Reconfigurable binary and ternary logic devices enabling logic state modulation

Figure 1a presents a schematic illustration of the structure of the reconfigurable binary–ternary transistor developed in this study. The device comprises two bottom-gate bottom-contact n-type semiconductor channels connected in series. An…